a second interlayer insulating film on said first interlayer insulating film, said second interlayer insulating film comprising a different material from said insulating film;

a first opening in said insulating film for exposing a portion of said semiconductor

a second opening in said first interlayer insulating film for exposing said portion of said semiconductor layer and a portion of said insulating film where surrounds said first opening; and

a third opening in said second interlayer insulating film for exposing said portion of said semiconductor, said portion of said insulating film and a portion of said first interlayer insulating film where surrounds said second opening,

wherein edges of at least said third opening are rounded off, and

wherein a thickness of the first interlayer insulating film is less than one third of total thickness of the first and second interlayer insulating films.

2. (Amended) A device according to claim 1 wherein a taper angle β of the second interlayer insulating film with respect to a major surface of said semiconductor in the third opening is larger than a taper angle α of the first interlayer insulating film with respect to the major surface of said semiconductor in the second opening.

Corela DI sud /

10. (Amended) A semiconductor device comprising:

a semiconductor having at least channel, source and drain regions;

an insulating film on said semiconductor;

- a first interlayer insulating film over said insulating film;
- a second interlayer insulating film on said first interlayer insulating film;
- a first opening in said insulating film for exposing a portion of said semiconductor;

a second opening in said first interlayer insulating film for exposing said portion of said semiconductor and a portion of said insulating film where surrounds said first opening;

a third opening in said second interlayer insulating film for exposing said portion of said semiconductor, said portion of said insulating film and a portion of said first interlayer insulating film where surrounds said second opening; and

an electrode formed on said first, second, and third openings and connected with one of said source and drain regions through said first, second, and third openings,

wherein a taper angle β of the second interlayer insulating film with respect to a major surface of said semiconductor in the third opening is larger than a taper angle α of the first interlayer insulating film with respect to a major surface of said semiconductor in the second opening, and



Corela DD Cord

wherein a thickness of the first interlayer insulating film is less than one third of total thickness of the first and second interlayer insulating films.

14. (Amended) A semiconductor device comprising:

a semiconductor layer formed over a substrate having an insulating surface and including at least channel, source and drain regions;

an insulating film on said semiconductor layer

multi-interlayer insulating films comprising at least an

upper insulating layer and a lower insulating layer over said

insulating film, said lower insulating layer comprising the same

material as said upper insulating layer;

at least one contact hole in said multi-interlayer insulating films and said insulating film, said contact hole having a tapered section; and

an electrode formed on said contact hole and connected with one of said source and drain regions through said contact hole,

wherein a taper angle β of an inner surface of the upper insulating layer in the contact hole with respect to a major surface of said semiconductor layer is larger than a taper angle α of an inner surface of the lower insulating layer in the contact hole with respect to said major surface of said semiconductor layer.

Auch S

19. (Amended) A semiconductor device comprising:

a semiconductor having a channel region, at least one low doped impurity region, and at least one high doped impurity region said high doped impurity region being adjacent to said channel region with said low doped impurity region interposed therebetween;

an insulating film on said semiconductor;

an interlayer insulating film comprising a plurality of insulating layers over said semiconductor layer and said insulating film; and

a contact hole in said interlayer insulating film and said insulating film for exposing a portion of said high doped impurity region, said contact hole has a tapered section,

wherein edges of said interlayer insulating film in said contact hole are rounded off,

wherein angles of the tapered section of the contact hole decrease successively from a top interlayer insulating layer toward a bottom interlayer insulating layer, and

wherein a thickness of the bottom interlayer insulating film is less than one third of total thickness of the interlayer insulating film.

D5 subj

24. (Amended) A semiconductor device comprising:

a semiconductor layer formed over a substrate having an insulating surface and having a channel region, at least one low doped impurity region, and at least one high doped impurity region said high doped impurity region being adjacent to said channel region with said low doped impurity region interposed therebetween;

an insulating film on said semiconductor layer;
an interlayer insulating film comprising a plurality of
insulating layers over said semiconductor layer and said
insulating film; and

a contact hole in said interlayer insulating film and said insulating film for exposing a portion of said high doped impurity region, said contact hole has a tapered section; and an electrode formed on said contact hole and connected with one of said source and drain regions through said contact hole, wherein edges of said interlayer insulating film in said contact hole are rounded off.

Please add new claims 38-40.

^{38. (}New) A device according to claim 6, wherein a thickness of the first interlayer insulating film is less than one third

of total thickness of the first and second interlayer insulating films.

39. (New) A device according to claim 14, wherein a thickness of the lower interlayer insulating film is less than one third of total thickness of the multi-interlayer insulating films.

40. (New) A device according to claim 24, wherein a thickness of a lower interlayer insulating film is less than one third of total thickness of the interlayer insulating film.